SYS TEC PLCcore series of controllers

Save as PDF

PLCcore Series

The PLCcore is an insert-ready controller core module that combines key components, such as CPU, memory and communication interfaces with pre-integrated operating system and an IEC 61131-3 PLC runtime kernel.

Integrated field-bus communication

The PLCcore provides access to a range of on-board communication ports such like UARTs, Ethernet and CAN through a set of IEC 61131-3 function blocks. The PLC runtime kernel incorporates a CiA 302 and CiA 405 compliant and seamlessly integrated CANopen manager for up to two on-board CAN interfaces. The support of CiA 405 network variables keeps data communication to remote I/O transparent, simple and your application portable. As the CANopen manager is already implemented you do not need to consider spending extra resources on integrating separate CANopen protocol stack software.

Process image data sharing

On our PLCcore we implemented an extremely flexible and efficient way to integrate vendor-specific functionality without the need of altering the PLC runtime kernel itself. We have made the PLC process image available for simultaneous access from the PLC program side and external Linux applications. This provides you an easy means of data sharing similar to a dual-ported RAM. The so-called Shared Process Image can be used to move extensive computations, such as complex control algorithms, encryption, or data visualization out of the PLC program scope into the operating system level. Using the shared Process Image for implementing manufacturer-specific functions helps to protect your intellectual property. Proprietary key functionality can now be implemented in C/C++ and implementation details therefore remain undisclosed to the end-user's PLC program.

Fully customizable I/O driver

The I/O driver is the key to the I/O functionality provided on the application carrier board. These can be digital or analog I/Os or more complex circuitry connected via SPI or I2C. The I/O driver on the PLCcore is implemented as an independent runtime loadable object. So when changing to a new carrier board you just need to replace the existing I/O driver on the PLCcore with a new one that matches with your new carrier board. No modification of the PLC runtime kernel itself is required.

Giving the user the opportunity to alter and exchange the I/O driver makes the PLCcore a truly generic OEM controller solution and allows for developing a diversity of end products backed by one single core base.


Focusing on applications that require a high degree of embedded computing power, the ECUcore-5484 combines a fast Freescale MCF5484 CPU, a performance optimized memory layout, on-board FPGA and a variety of communication interfaces. It targets applications that require high-speed data acquisition and real-time communication, such as Ethernet Powerlink.

For further information please visit:


Based on a fast Atmel AT91SAM9G20 CPU running at 400 MHz, the ECUcore-9G20 provides outstanding performance at low power consumption. Besides Ethernet and CAN, the board is equipped with two USB2.0 host controllers, one USB device port and four UARTs.

For further information please visit:


The ECUcore-5208 was designed and optimized to meet the requirements of typical low-cost applications such as point-of-sale and access control. The board offers numerous communication interfaces, a real-time clock and NAND flash for mass data storage.

For further information please visit:


With our PLCcore-9263 we respond on growing requirements for HMI-enabled applications. Having in mind the ever present cost pressure and demands on performance, the PLCcore-9263 perfectly balances both. It provides a simple yet performance-optimized hardware platform combined with a production-ready, GUI-enabled operation system.
Making PLC available as an insert-ready core module with small dimensions reduces effort and costs significantly for the development of user-specific controls. The PLCcore-9263 is also very well suitable as basic component for custom specific HMI devices as well as an intelligent network node for decentralized processing of process signals (CANopen and UDP).

For further information please visit: