Open search
Advertisement

Functional Safety 32-bit MCUs with CAN interfaces

Infineon Technologies (Germany) introduced the Aurix 32-bit multi-core micro-controllers family that serves the requirements for powertrain and safety applications of the automotive industry. The micro-controllers provide multiple CAN interfaces (MultiCAN). The multi-core architecture features up to three independent 32-bit TriCore processor cores.

THE MICRO-CONTROLLER FAMILY IS A PLATFORM for such automotive applications as the control of combustion engines, electrical and hybrid vehicles, transmission control units, chassis domains, braking systems, electrical power steering systems, airbags and advanced driver assistance systems. In addition, chip’s architecture allows a reduction in workload to develop safety systems compliant with the Automotive Safety Integrity Level (ASIL) D standard. Compared to a classical Lockstep architecture safety development efforts may be reduced by 30 %. To serve upcoming security requirements for better protection of automotive applications from theft, fraud and tampering, the family features a built-in Hardware Security Module (HSM).
This embedded chip card uses a hardware-based encryption technology developed by the company. The micro-controllers offer three 300-MHz TriCore CPUs combined with a Generic Timer Module (GTM). They provide up to 100 % additional performance compared to the TC1798 automotive micro-controller. The package options include BGA-516 package with a ball-compatible BGA-292 package (I/O subset), and compatible LQFP-176, LQFP-144, LQFP-100 and LQFP-64 packages. The micro-controllers are manufactured in a 65nm embedded Flash technology designed for harsh automotive environment. Samples of the 200-MHz TC275T and TC277T micro-controllers have already been released. General sampling is scheduled to start in the first half of 2013.

Universal Debug Engine by PLS

Company’s MultiCAN (a further development of the TwinCAN) technology supports up to six CAN interfaces, up to 256 message objects and optional TTCAN (time-triggered CAN) level 2. It supports 11-bit and 29-bit CAN-IDs as well as bit-rates up to 1 Mbit/s. Different host processor interfaces such as Infineon FPI, XBus, or AMBA APB are available. IPextreme is selling and supporting the MultiCAN IP, which is the same as implemented in many Infineon controllers.

PLS Programmierbare Logik & Systeme (Germany) presented the UDE 3.3 test and debug tool for the Aurix MCUs. The Universal Debug Engine allows management and control of the CPUs within one user interface. By a multi-core program loader it is possible to load the program code and data as well as symbol information separately for each core. The multi-core control manager offers a definition of core groups.
Programs for the integrated HSM may be developed with this tool version. The tool with flash memory of 4 MiB supports programming speed up to 20 times faster than in the previous Audo family. The options adapted for the Aurix family and the requirements of multi-core debugging are also supported by company’s Universal Access Device 2 (UAD2) family and UAD3+. The debug tool is available for different micro-controller families with on-chip CAN modules.


Aurix multi-core
micro-controller architecture



Publish date
2012-05-15
Company

Infineon
PLS

Breadcrumb